

2048-Stage Low Voltage Operation Low Noise BBD

V3208D/V3208SD

General description

The V3208D/V3208SD is a 2048-stage low voltage operation (VDD = 5V) BBD that provides a signal delay of up to 102.4ms at clock frequency 10KHz and is suitable for use as reverberation effect of audio equipments such as portable stereo and radio cassette recorders which need low voltage and long delay time since S/N is 71dB in spite of many stages.


Features

- Variable delay of audio signals: 10.24ms ~ 102.4ms.
- Wide power supply voltage: 4 ~ 10V.
- No insertion noise: Li = 0dB typ.
- Wide dynamic range: S/N = 71dB.
- N Channel silicon gate process.
- DIP8 (-DIP8) for V3208D/Special 8-Lead Dual-In-Line plastic Package (-SDIP8) for V3208SD.

Applications


- Reverberation and echo effects of audio equipment such as radio cassette recorder, car radio, portable radio, portable stereo, echo microphone and pre-taped musical accompaniment (Karaoke), etc.
- Sound effect of electronic musical instrument.
- Variable or fixed delay of analog signals.
- Telephone time compression and delay line for voice communication system.

Block Diagram



V3208D/V3208SD


■ Pin Configuration



V3208D V3208SD

Symbol	Туре	Description		
GND	Р	Ground		
CP2	I	The second clock input		
OUT1	0	Signal output, delayed 4096 times		
OUT2	0	Signal output, delayed 4097 times		
V _{DD}	Р	Power		
CP1	I	The first clock input		
IN	I	Analog signal input		
V _G G	I	Bias voltage input (14/ ₁₅ V _{DD})		

Circuit Diagram



Quick Reference Data

Item	Symbol	Value	Unit
Supply Voltage	V_{DD} , V_{GG}	+5, ¹⁴ / ₁₅ V _{DD}	V
Signal Delay Time	t _D	10.24 ~ 102.4	ms
Total Harmonic Distortion	THD	2.5	%
Signal to Noise Ratio	S/N	71	dB

■ Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Rating	Unit
Terminal Voltage	V_{DD} , V_{GG} , V_{CP} , V_{i}	-0.3 ~ +11	V
Output Voltage	Vo	-0.3 ~ +11	V
Operation Ambient Temp.	T _{opr}	-20 ~ +60	${\mathbb C}$
Storage Temp.	T_{stg}	-55 ~ +125	$^{\circ}$

■ Operating Condition (Ta = 25°C)


V3208D/V3208SD Max Item Symbol Condition Min. Unit Тур. **Drain Supply Voltage** +4 +5 +10 ٧ V_{DD} $^{14}/_{15} V_{DD}$ **Gate Supply Voltage** V_{GG} ٧ ٧ Clock Voltage High V_{DD} V_{CPH} Clock Voltage Low ٧ 0 +0.5 V_{CPL} Clock frequency 10 100 kHz f_{CP} Clock Pulse Width *1 $0.5T^{*2}$ t_{CPW} Clock Rise Time *1 500 t_{CPr} ns Clock fall Time *1 500 $\mathsf{t}_{\mathsf{CPf}}$ ns Clock Input Cap. 2800 pF C_CP **Clock Cross Point** $0.3 V_{\text{CPH}}$ V_X 0

Electrical Characteristics

 $(Ta = 25^{\circ}C, V_{DD} = V_{CPH} = 5V, V_{CPL} = 0V, V_{GG} = \frac{14}{15} V_{DD}, R_{L} = 100k\Omega)$


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Signal Delay time	to		10.24		102.4	ms
Input Signal Freq.	f _i	$f_{CP} = 40kHz$,	10			kHz
		Output Attenuation ≤ 3dB				
Input Signal Swing	V _i	THD = 2.5%		0.36		V_{rms}
Insertion Loss	Li	$f_{CP} = 40kHz$, $f_i = 1kHz$	-4	0	4	dB
Total Harm. Dist.	THD	$f_{CP} = 40kHz$, $f_i = 1kHz$,		0.8	2.5	%
		$V_i = 0.25 V_{rms}$				
Output Noise Voltage	V_{ON}	$t_{CP} = 100 \text{ kHz},$			0.25	mV_{rms}
Signal to Noise Ratio	S/N	Weighted by "A" curve		71		dB

^{* 1} Clock Pulse Waveform




 $^{^{*2}}$ T = 1/f_{CP} (Clock Period)

Application Circuit





■ Mechanical Specification




V3208D/V3208SD

DIP8 PACKAGE OUTLINE DIMENSIONS







Ch a l	Dimensions In	n Millimeters	Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	3. 710	4. 310	0. 146	0. 170	
A1	0. 510		0. 020		
A2	3. 200	3. 600	0. 126	0. 142	
В	0. 380	0. 570	0. 015	0. 022	
B1	1. 524 (BSC)		0. 060 (BSC)		
C	0. 204	0. 360	0.008	0. 014	
D	9. 000	9. 400	0. 354	0. 370	
Е	6. 200	6.600	0. 244	0. 260	
E1	7. 320	7. 920	0. 288	0. 312	
е	2. 540	(BSC)	0. 100 (BSC)		
L	3. 000	3. 600	0. 118	0. 142	
E2	8. 400	9. 000	0. 331	0. 354	